Amendments to the Claims:

- (currently amended) A semiconductor wafer comprising: 1.
 - a substrate:
 - a plurality of integrated circuits chips fabricated on said substrate;
- a dicing channel disposed between adjacent ones of said integrated circuits chips, said channel exposing sidewalls of said integrated circuits;
- a layer of first dielectric material disposed on a top surface and sidewalls of said integrated circuits chips; and

at least one layer of at least one second dielectric material disposed on said layer of first dielectric material, wherein said first dielectric material has a Go value of at least about 10 times greater than said second dielectric material.

- (original) The semiconductor wafer of Claim 1, wherein said first dielectric 2. material has a G_c value greater than about 0.1 kJ/m².
- (original) The semiconductor wafer of Claim 1, wherein said first dielectric 3. material has a G_c value of about 0.5 to about 2.5 kJ/m².
- (original) The semiconductor wafer of Claim 1, wherein said second dielectric 4. material has a Gc value less than about 0.05 kJ/m2,
- (original) The semiconductor wafer of Claim 1, wherein said second dielectric 5. material has a Gc value of about 0.005 to about 0.05 kJ/m2.
- (original) The semiconductor wafer of Claim 1, wherein said first dielectric 6. material has a tensile strength of about 20 to 100 MPa.
- (original) The semiconductor wafer of Claim 1, wherein said second dielectric 7. material has a tensile strength of about 700 to 10,000 MPa. 10/707,713 FIS920030255US1

- (original) The semiconductor wafer of Claim 1, wherein said first dielectric 8. material is selected from the group consisting of polyesters, phenolics, polyimides, polysulfones, polyether ether ketones, polyurethanes, epoxies, polyarylene ethers, and polyethylene terepthalates.
- (original) The semiconductor wafer of Claim 1, wherein said first dielectric 9. material is a polyarylene ether.
- (original) The semiconductor wafer of Claim 1, wherein said second dielectric 10. material is selected from the group consisting of SiNx, SiO2, SiC, TEOS, FTEOS, FSG, and OSG.
- (original) The semiconductor wafer of Claim 1, wherein said second dielectric 11. material is SiQ₂,
- (currently amended) The semiconductor wafer of Claim 1, wherein said dicing 12. channel exposes sidewalls of said integrated circuits chips and sidewalls of said substrate.
- (currently amended) The semiconductor wafer of Claim 1, further comprising a 13. plurality of conductors embedded in said first dielectric material and said second dielectric material and in contact with said plurality of integrated circuits chips.

10/707,713

FIS920030255US1

- (currently amended) The semiconductor wafer of Claim 13, wherein said 14. conductors are S-shaped or spring shaped or jogged.
- (original) The semiconductor wafer of Claim 1, wherein said semiconductor 15. wafer comprises a plurality of layers of said at least one second dielectric material.
- (original) The semiconductor wafer of Claim 15, wherein at least one of said 16. layers of second dielectric material is SiO₂, and at least one of said layers of second dielectric material is SiNx.

17-31. (withdrawn)